All professionals
Rahul Macha
Design Verification Engineer
Skills
VerilogSystemVerilogUVMFunctional VerificationSystemVerilog Assertions (SVA)Functional CoverageQuestaSimSynopsys VerdiTestbench DevelopmentConstrained Random VerificationAMBA APBEthernet / MACLinuxGitGitHubCPython
Want to reach Rahul?
Companies and referrers connect through Kaam Paao, where every introduction is trusted and tracked.